Basics of Computer Architecture MCQs

M

Mr. Dubey • 51.17K Points
Coach

Q 1. Consider a memory organised into 8K rows, and that it takes 4 cycles to complete a read operation. Then the refresh overhead of the chip is              

(A) 0.0021
(B) 0.0038
(C) 0.0064
(D) 0.0128
WhatsApp Facebook Telegram

Share in MCQ Buddy Groups

Share

M

Mr. Dubey • 51.17K Points
Coach

Q 2. The algorithm to remove and place new contents into the cache is called                

(A) Replacement algorithm
(B) Renewal algorithm
(C) Updation
(D) None of the mentioned
WhatsApp Facebook Telegram

Share in MCQ Buddy Groups

Share

M

Mr. Dubey • 51.17K Points
Coach

Q 3. The approach where the memory contents are transferred directly to the processor from the memory is called              

(A) Read-later
(B) Read-through
(C) Early-start
(D) None of the mentioned
WhatsApp Facebook Telegram

Share in MCQ Buddy Groups

Share

M

Mr. Dubey • 51.17K Points
Coach

Q 4. The correspondence between the main memory blocks and those in the cache is given by                    

(A) Hash function
(B) Mapping function
(C) Locale function
(D) Assign function
WhatsApp Facebook Telegram

Share in MCQ Buddy Groups

Share

M

Mr. Dubey • 51.17K Points
Coach

Q 5. The reason for the implementation of the cache memory is                  

(A) To increase the internal memory of the system
(B) The difference in speeds of operation of the processor and memory
(C) To reduce the memory access and cycle time
(D) All of the mentioned
WhatsApp Facebook Telegram

Share in MCQ Buddy Groups

Share

M

Mr. Dubey • 51.17K Points
Coach

Q 6. The less space consideration as lead to the development of (for large memories).

(A) SIMM’s
(B) DIMS’s
(C) SRAM’s
(D) Both SIMM’s and DIMS’s
WhatsApp Facebook Telegram

Share in MCQ Buddy Groups

Share

M

Mr. Dubey • 51.17K Points
Coach

Q 7. The chip can be disabled or cut off from an external connection using              

(A) Chip select
(B) LOCK
(C) ACPT
(D) RESET
WhatsApp Facebook Telegram

Share in MCQ Buddy Groups

Share

M

Mr. Dubey • 51.17K Points
Coach

Q 8. The BUS that allows I/O, memory and Processor to coexist is                

(A) Attributed BUS
(B) Processor BUS
(C) Backplane BUS
(D) External BUS
WhatsApp Facebook Telegram

Share in MCQ Buddy Groups

Share

M

Mr. Dubey • 51.17K Points
Coach

Q 9. The transmission on the asynchronous BUS is also called            

(A) Switch mode transmission
(B) Variable transfer
(C) Bulk transfer
(D) Hand-Shake transmission
WhatsApp Facebook Telegram

Share in MCQ Buddy Groups

Share

M

Mr. Dubey • 51.17K Points
Coach

Q 10. In IBM’s S360/370 systems lines are used to select the I/O devices.

(A) SCAN in and out
(B) Connect
(C) Search
(D) Peripheral
WhatsApp Facebook Telegram

Share in MCQ Buddy Groups

Share