Related Posts
Q. The register that includes the address of the memory unit is termed as the :
Q. The master indicates that the address is loaded onto the BUS, by activating signal.
Q. The less space consideration as lead to the development of (for large memories).
Q. The Sun micro systems processors usually follow architecture.
Q. In the following indexed addressing mode instruction, MOV 5(R1), LOC the effective address is
Q. In register transfer the processor register as:
Q. The reason for the implementation of the cache memory is
Q. In IBM’s S360/370 systems lines are used to select the I/O devices.
Q. If a processor does not have any stack pointer register, then
Discusssion
Login to discuss.