R
Explanation by: Ritu Singhal
For a FET the current reaches maximum that is IDSS occurs when Vgs = 0V and VDS >= |Vp|
You must be Logged in to update hint/solution
Related MCQs
Q. The standard IF value for AM receiver is ?
Q. A J-K flip-flop can be made from an S-R flip-flop by using two additional ?
Q. Which of the following is an Integrating instrument ?
Q. The quantity 337 in Excess 3 BCD code would 337 be represented as ?
Q. The difference between linear array and a record is
Q. In a 3 phase bridge rectifier the ripple frequency is
Discusssion
Login to discuss.