M

Mr. Dubey • 100.69K Points
Coach

Q. What parameter causes the main limit on fan-out of CMOS logic in high-speed applications?

  • (A) d.c. input current
  • (B) output current
  • (C) input capacitance
  • (D) power supply voltage.
Share

No solution found for this question.
Add Solution and get +2 points.

You must be Logged in to update hint/solution

Discusssion

Login to discuss.

Related MCQs

Q. Which of the following expression operators increments a varibale by one ?

Q. In the given figure, m1=20 Kg, m2=30Kg and m=50 Kg, if r1=0.2m and r=0.3m, l=1m, find l2.

Q. The last function in the sequence, which culminates in the attainment of organization objectives, is:

Q. Which of the following are levels of design focus that can be used to categorize WebApp patterns?

Q. Which of the following ways can be used to represent a graph?

Q. Which of the following statements is FALSE:

Q. The File that contains a set of instructions which are performed when a user logs in, is

Q. IP Security operates in which layer of the OSI model?

Q. In the following cases non – preemptive scheduling occurs?

Q. Critical information for top management is provided by ....... information system.

Question analytics