πŸ“Š Digital Electronics and Logic Design
Q. WHEN BOTH THE INPUTS OF EDGE-TRIGGERED J-K FLOP-FLOP ARE SET TO LOGIC ZERO
  • (A) the flop- flop is triggered
  • (B) q=0 and qβ€Ÿ=1
  • (C) q=1 and q’=0
  • (D) the output of flip- flop remains unchang ed
πŸ’¬ Discuss
βœ… Correct Answer: (C) q=1 and q’=0

You must be Logged in to update hint/solution

πŸ’¬ Discussion

πŸ“Š Question Analytics

πŸ‘οΈ
564
Total Visits
πŸ“½οΈ
3 y ago
Published
πŸŽ–οΈ
Mr. Dubey
Publisher
πŸ“ˆ
82%
Success Rate