M

Mr. Dubey • 100.69K Points
Coach

Q. A user doesn’t want to use the IF statement for detecting clock edge. It is possible to do the same by using any other keyword in VHDL.

  • (A) true
  • (B) false
  • (C) ---
  • (D) ---
Share
Explanation by: Mr. Dubey
it is completely possible to detect the clock edge (positive or negative) by any other method than if statement. one can use the wait statement to detect either of the edge of the clock pulse.

You must be Logged in to update hint/solution

Discusssion

Login to discuss.

Related MCQs

Q. In the diagram shown below, if rotor X and rotor Z rotate in same direction and rotor Y rotates in opposite direction, then specify the type of node v

Q. Which one of the following is a non-financial incentive?

Q. The Input devices can send information to the processor.

Q. What is the best description of a conceptual model?

Q. A J-K lip-lop has its J-input connected to logic level 1 and its input to the Q output pulse is fed to its clock input the flip-flop will now

Q. Following is (are) the type(s) of Light sensor(s)

Q. What is ‘Test set’?

Q. If the two numbers are unsigned, the bit conditions of interest are the carry and a possible result.

Q. If the user wants to place the document somewhere in the file system hierarchy, he can request this function from the menu.

Q. What is the output of the following program : print 0.1 + 0.2 == 0.3

Question analytics