Q. When will be the output of a NOT gate is HIGH ?

Related MCQs

Q. A transmission line is specified in terms of _________.

Q. If the operating point changes, the h-parameters of transistor

Q. The characteristic equation for the next state (Qn+1) of a J-K flop is ?

Q. Consider the following statements: A 4: 16 decoder can be constructed (with enable input) by 1. using four 2:4 decoders (each with an enable input) on

Q. In a single phase full wave regulator feeding a resistive load, the average current over one full cycle

Q. The pin of minimum mode AD0-AD15 has address

Q. A 1-bit full adder takes 20 ns to generate carry-out bit and 40 ns for the sum bit. What is the maximum rate of addition per second when four 1-bit fu

Q. Dielectric stregth______with increasing thickness

Q. The term "hex inverter" refers to ?

Q. Electrostatic field is _________ a perfect conductor.