V

Vinay • 28.75K Points
Instructor II

Q. NAND gate has ?

  • (A) HIGH inputs and a HIGH output
  • (B) LOW inputs and LOW output
  • (C) HIGH inputs and LOW outputs
  • (D) LOW inputs and a HIGH output
Share

No solution found for this question.
Add Solution and get +2 points.

You must be Logged in to update hint/solution

Discusssion

Login to discuss.

Related MCQs

Q. The Boolean function Y= AB + CD is to be realized using only 2 input NAND gates .The minimum number of gates required is ?

Q. If the collector resistor decreases to zero in a base-biased circuit, the load line will become ?

Q. Which of the following statement is true about char ****a ?

Q. If S=0, R = 1 is a SR flip-flop, ?

Q. Which of the following notations have two representations of zero 1. 1's complement with radix of number being 2. 2. 7's complement with rad

Q. To perform any operations, the Mp should identify the

Q. In 4 connected region if one pixel is (3,3) then remaining neighboring pixels are

Q. The lower transistor of a totem-pole output is saturated when the gate output is

Q. Number of PN junction in an SCR is

Q. Considering 1's complement representation for negative numbers, -85 will be stored into an 8 bit memory space as ?

Question analytics