V
Explanation by: Vikash Gupta
CMOS SRAM memory cell requires six MOS transistor. Each bit is stored in SRAM on four MOS transistors (2 NMOS and 2 PMOS) forming two cross coupled inverters. Two additional transistors are required to control access to a storage cell for read write operations
You must be Logged in to update hint/solution
Discusssion
Login to discuss.