M

Mr. Dubey • 100.69K Points
Coach

Q. Which of the following conditions is not allowed in an RS latch?

  • (A) R is asserted, S is asserted
  • (B) R is asserted, S is negated
  • (C) R is negated, S is asserted
  • (D) R is negated, S is negated
Share

No solution found for this question.
Add Solution and get +2 points.

You must be Logged in to update hint/solution

Discusssion

Login to discuss.

Related MCQs

Q. A transistor amplifier has a voltage gain of 100. If the input voltage is 75 mV, the output voltage is:

Q. VSB modulation is preferred in TV because ?

Q. In a Heap tree values in a node is greater than

Q. In the toggle mode a JK flip-flop has ?

Q. As per Stoke's Theorem, = _________.

Q. A single-phase voltage controller, using one SCR in anti parallel with a diode, feeds a load R and Vs = 230 V. For a firing angel of 90° for the S

Q. The JFET is always operated with the gate-source pn junction -biased.

Q. What will be the output of the following code? Int main(){printf("Hello","Word\n");return 0;}

Q. _______ is a technique using which a computer periodically collects all the deleted space onto the free storage list.

Q. The principal advantage(s) of MOSFETs over BJTs is (are)

Question analytics