Q. The Interface circuits generate the appropriate timing signals required by the BUS control scheme.
✅ Correct Answer: (A)
true
Explanation: the interface circuits generate the required clock signal for the synchronous mode of transfer.