πŸ“Š Digital Logic Circuits (DLC)
Q. In mealy type FSM, the path is labelled by which of the following?
  • (A) inputs
  • (B) outputs
  • (C) both inputs and outputs
  • (D) current state
πŸ’¬ Discuss
βœ… Correct Answer: (C) both inputs and outputs
πŸ“Š Digital Logic Circuits (DLC)
Q. The process statement used in combinational circuits is called process.
  • (A) combinational
  • (B) clocked
  • (C) unclocked
  • (D) sequential
πŸ’¬ Discuss
βœ… Correct Answer: (A) combinational
πŸ“Š Digital Logic Circuits (DLC)
Q. Why we need to include all the input signals in the sensitivity list of the process?
  • (A) to monitor the output continuously
  • (B) to monitor the input continuously
  • (C) to make the circuit synthesizable by eda tools
  • (D) no special purpose
πŸ’¬ Discuss
βœ… Correct Answer: (B) to monitor the input continuously

Jump to