Explanation: miss usually occurs when the memory block required is not present in the cache.
Q. In associative mapping during LRU, the counter of the new block is set to ‘0’ and all the others are incremented by one when occurs.
β
Correct Answer: (B)
miss
Explanation by: Indresh Gehalot
miss usually occurs when the memory block required is not present in the cache.
Discussion
Question Analytics
310
Total Visits
3 y ago
Published
Indresh Gehalot
Publisher
80%
Success Rate