📊 Basics of Computer Architecture
Q. The effective address of the following instruction is MUL 5(R1,R2).
  • (A) 5+R1+R2
  • (B) 5+(R1*R2)
  • (C) 5+[R1]+[R2]
  • (D) 5*([R1]+[R2])
💬 Discuss
✅ Correct Answer: (C) 5+[R1]+[R2]

You must be Logged in to update hint/solution

💬 Discussion

Related Posts

Q. How many types of micro operations:

Q. The reason for the implementation of the cache memory is

Q. If a processor does not have any stack pointer register, then

Q. The addressing mode which makes use of in-direction pointers is

Q. The register that includes the address of the memory unit is termed as the :

Q. The Sun micro systems processors usually follow architecture.

Q. Which operation puts memory address in memory address register and data in DR:

Q. The addressing mode, where you directly specify the operand value is

Q. The transmission on the asynchronous BUS is also called

Q. In register transfer the processor register as:

📱 Download Our App

Learn MCQs on the go with our easy-to-use Android app

Get it on Google Play

📊 Question Analytics

👁️
697
Total Visits
📽️
3 y ago
Published
🎖️
Mr. Dubey
Publisher
📈
91%
Success Rate