Related Posts

---

Q. If a processor does not have any stack pointer register, then

Q. The reason for the implementation of the cache memory is

Q. In the following indexed addressing mode instruction, MOV 5(R1), LOC the effective address is

Q. RTL stands for:

Q. The addressing mode, where you directly specify the operand value is

Q. The addressing mode which makes use of in-direction pointers is

Q. The Sun micro systems processors usually follow architecture.

Q. In memory read the operation puts memory address on to a register known as :

Q. The approach where the memory contents are transferred directly to the processor from the memory is called

Q. The master indicates that the address is loaded onto the BUS, by activating signal.