Related Posts

---

Q. An 8-bit serial in/serial out shift register is used with a clock frequency of 150 kHz. What is the time delay between the serial input and the Q3 output?

Q. Which statement BEST describes the operation of a negative-edge-triggered D flip-flop?

Q. The first step of analysis procedure of SR latch is to

Q. The ECL behaves as

Q. CMOS refers to

Q. How is an encoder different from a decoder?

Q. Which A/D conversion method has a fixed conversion time?

Q. How many address bits are needed to select all memory locations in the 2118 16K × 1 RAM?

Q. A logic circuit that provides a HIGH output for both inputs HIGH or both inputs LOW is a(n):

Q. On addition of -46 and +28 using 2’s complement, we get