Related Posts

Q. A shift register that will accept a parallel input or a bidirectional serial load and internal shift features is called as?

Q. How many full adders are required to construct an m-bit parallel adder?

Q. The ECL circuits usually operates with

Q. PAL refers to

Q. In four bit dynamic shift register output is obtained

Q. The decimal number system represents the decimal number in the form of

Q. Complement of F’ gives back

Q. In FPGA, vertical and horizontal directions are separated by

Q. With a 200 kHz clock frequency, eight bits can be serially entered into a shift register in

Q. The output of an OR gate is LOW when ________.