Related Posts

---

Q. The addition of two decimal digits in BCD can be done through

Q. Which of the following is correct for a gated D-type flip-flop?

Q. Address decoding for dynamic memory chip control may also be used for

Q. expressions can be implemented using either (1) 2-level AND- OR logic circuits or (2) 2-level NAND logic circuits.

Q. Two stable states of latches are

Q. Fusing process is

Q. 4 to 1 MUX would have

Q. The decimal number system represents the decimal number in the form of

Q. The full form of VLSI is

Q. If A and B are the inputs of a half adder, the sum is given by