Home / Faculty / Computer Architecture / Question
I
Q. If the instruction Add R1, R2, R3 is executed in a system which is pipelined, then the value of S is (Where S is a term of the Basic performance equation).
Correct Answer - Option(C)
Explanation:
pipelining is a process of fetching an instruction during the execution of other instruction.
Related Posts
Q. The register used to store the flags is called as
Q. The logic operations are implemented using _______ circuits.
Q. The binary address issued to data or instructions are called as
Q. The reason for the implementation of the cache memory is _______
Q. The access time is composed of
Q. The LRU can be improved by providing a little randomness in the access.
Q. The associatively mapped virtual memory makes use of
Q. The DMA doesn’t make use of the MMU for bulk data transfers.
Q. In full adders the sum circuit is implemented using _______
Discusssion
Login to discuss.